This paper presents a simple new configuration for a switched capacitor type C-V converter based on a charge balance principle for a differential capacitance sensor and its simulation results. The new converter was devised and realized using only one operational amplifier, nine CMOS switches and an oscillation circuit. It was shown that the offset output due to the input offset voltage of an operational amplifier can be ideally reduced to zero with an appropriate additional switch configuration.
Introduction
A differential capacitance sensing scheme is prefered for various capacitive micro-mechanical sensor systems such as pressure, acceleration, and angular rotation sensors because of its superior common mode signal rejection capability. Figure 1 shows an example of an equivalent circuit for a differential capacitance sensor with four terminal electrodes, where C 1 and C 2 are the sense capacitances, and the capacitances denoted as C sx and C px , where x = 1,2,3,13, are stray capacitances, which should be taken into account in a real microstructure for a proper estimation of the sensor function. On the other hand, C s1 and C s2 are stray capacitances, which in principle cannot be separated from C 1 and C 2 , therefore their capacitance values should be kept as small as possible in order not to degrade the sensitivity and the linearity of the sensor.
To detect the accurate displacement of a mechanically movable microelectrode from the differential capacitance change, one needs to consider a C-V converter, which is immune to the stray capacitance C px and input capacitance C in of the amplifier in order to maintain proper sensitivity as well as the linearity and the dynamic stability of the output. Furthermore, the electrostatic net force between the electrodes due to the AC drive voltages of the detection circuit should be minimized especially for a microsensor with a small spacing between each electrode, otherwise, the movable electrode will stick to the fixed one, resulting in a total failure of the sensor function in some extreme cases. In addition, the electrostatic force will cause an output non-linearity problem, because the force attracts the movable electrode.
There have been several detection methods introduced and applied to capacitive sensors (1)～ (7) . For example, the capacitance AC bridge based on the well-known concept of transformer-ratio-arm bridge (1) (8) in principle, has an output proportional to the displacement, however, it is not immune to C in and C p2 . It also needs a large load resistance to stabilize the DC offset, occupying a large die area for the circuit. In addition, the complementary drive voltages applied to the fixed electrodes generate a net electrostatic force, which depends on the stray capacitances.
On the other hand, a CMOS compatible readout circuit using a switched-capacitor technique by Cho and Wise (2)(3) is immune to stray capacitances C in and C p2 . However the net electrostatic force and non-linearity of the output with respect to the displacement should be carefully dealt with in the design of the microsensor accompanying the circuit. A self-balancing capacitor bridge also based on the charge/discharge method devised by Leuthold is an ideal circuit in terms of the aspects described above, however, in principle, this circuit has an offset voltage from the input offset voltages of the operational amplifiers, whose temperature drift will be a problem for accurate displacement detection in a wide range of operational temperatures. With the charge/discharge methods referred to above, a careful design also should take into account the charge injection of the CMOS switches, nevertheless the feedthrough charges from a switch will generate an other offset, thus also 
degrading the output characteristics (8) (9) . In the following sections, we describe a method of minimizing the offset errors, and the static and dynamic response on the modified self-balancing (charge balanced) circuit consisting of reduced active and passive electrical elements compared to a circuit already reported (4) . Results, which confirm the offset reduction and dynamic stability of the circuit by P-Spice circuit simulation will also be discussed where possible stray capacitances are considered. In addition, a system level simulation of a mechanical sensor element and the detection circuitry was carried out to confirm proper sensor system functioning, where the electrostatic force between the movable and fixed electrodes, and displacement to capacitance conversion were considered.
Charge Balanced C-V Converter

Basic Principle and Offset Error Cancellation
Neglecting C px in Fig. 1 , if the sensor element contains two sense capacitances C 1 and C 2 , which differentially shift their value upon an applied sense signal and also contains parallel stray capacitances C s1 and C s2 , the electrical potential V m of the movable electrode when V s is supplied to the A-pad and the B-pad is grounded, is simply expressed as follows,
where C 1 and C 2 are the sense capacitances ideally defined as follows.
where C o is the initial capacitance assuming C 1 and C 2 are equal to each other when the displacement of the movable electrode x = 0, and g o the initial spacing between the fixed electrodes and the movable electrode. If C s1 and C s2 are neglected, Equation (1) can be re-written simply using Equation (2) Fig. 1 , due to the stray capacitances C sx and C px of the sensing element and C in of a detection circuit, the sensitivity and the linearity will be degraded depending on the electrical connection of the element and the circuit type. To detect the electrical potential V m of the sense port having an extremely high output impedance (C-pad) from DC, and to keep the original characteristic as much as possible, a charge-balanced C-V converter based on a switchedcapacitor technique shown in Fig. 2 can be adopted. The figure shows the configuration of the charge balanced circuit for a differential capacitance sensor with an offset compensation scheme regarding the input offset voltage of the operational amplifier, where the circuit employs nine CMOS analog switches, two internal capacitances acting as a feedback capacitance C 3 and as a sample-hold capacitance C 4 , and single operational amplifier.
There are no external electrical elements needed for this circuit. The switches are driven by the non-overlapping clock phases shown in Fig. 2(b) . Here, V s and V R are the supply voltage and the reference voltage respectively. When switch S 1 is on (sampling mode), the charge stored in C 3 is released, and charges Q 1 and Q 2 will be stored in capacitors C 1 and C 2 respectively, depending on the voltage V m updated in every holding mode. If there is the charge difference ΔQ = Q 1 -Q 2 , then in the next phase when S 2 is on (holding mode), the voltage V m will be increased or decreased depending on the sign of the charge difference during the On period of S 2 . This voltage V m will converge to the value expressed by Equation (3), at which the same charge (Q 1 = Q 2 ) will be stored in each capacitor balancing the net electrostatic forces between the electrodes. Therefore, a big advantage of this circuit is an immunity to the sensitivity to the stray capacitances C in and C p2 shown in Fig.1 . This is due to the fact that the clock drives the objective terminals (A-pad and B-pad) of C 1 and C 2 , and only the following charge difference at C-pad is detected. The other stray capacitances such as C p1 , C p3 , and C p13 have also in principle no effect on the operation of the circuit.
In a real situation when using the operational amplifier shown in Fig. 2 , however, the voltage V m held at capacitor C 4 is not equal to the voltage at C-pad, having a voltage difference defined as V os between each input offset voltage. The condition of convergence in this circuit when considering V os is as follows, This relation results in the voltage V m with an offset error V off , which is expressed as follows,
Since for a microsensor C 1 and C 2 are typically 1 pF or less, and C 3 should be somewhat larger than these values to stabilize this circuit as described later, the coefficient C 3 /(C 1 +C 2 ) will be much larger than unity, and the effect of input referred offset voltage V os being typically ±20mV for MOS op amps having a temperature dependence (10) will be amplified, resulting in a large V off error.
To overcome this disadvantage, the offset cancellation scheme can be implemented as shown in Fig. 2 (for a circuit without this cancellation scheme, switch S 1A is removed, and S 2A is shortened). Referring to Equations (4) and (5), apparently the term, C 3 V os , contributes to a large offset error V off . This charge, however, can be cancelled by way of pre-charging C 3 with V os when switch S 1A is on (Q 3 = V os C 3 ), and the condition of convergence will be rewritten as Equation (6), ideally eliminating the V off error.
( ) On the other hand, there is an other output offset caused by the inherent charge injection error from a CMOS switch when it is turning off. This error can be minimized through adopting a dummy switch configuration by which the feed-through charge can be drastically reduced (9) .
Transient response
Neglecting the effect of V os for the simplicity of the analysis, during the holding sequence j , the voltage change ΔV m is given by
where E is defined as a time derivative of the amplifier output when ΔV in = V+ -V-is applied between the input terminals of the amplifier, and f s is the sampling frequency defined in Fig. 2(b) . Defining X as the normalized displacement (x/g o ), the transfer function of this circuit G(z) is expressed using a z-transformation, corresponding to a first-order electro-mechanical system as follows In the design of this circuit, referring to Equations (10) and (11), one needs to select the proper values for C 3 / C o , the sampling frequency f s , and E in terms of the system stability and response. As for the E value in a real operational amplifier, it is non-liner to the voltage difference between the positive and negative input terminal (V+ -V-) as shown in Fig. 3 when a commercially available FET input OP Amp (AD820) is used as an example. In the following section, the P-Spice circuit simulation results are described in terms of the offset reduction and the transient response where input offset V os and the non-linear E value can be considered for precise output estimation.
P-SPICE Simulation
The charge-balanced C-V converter shown in Fig. 2 was simulated using P-Spice in order to confirm the offset cancellation scheme and the dynamic stability of the circuit. Figure 4 shows an example of a full system model for a typical electro-mechanical system including the C-V converter block (4a, 4b), a mechanical element block (4d), an electrostatic simulation block (4c), and a displacement to capacitance converter block (4e). In the case of the offset and its transient simulation, to see the effect of the capacitance C 3 , only the charge balanced C-V converter block shown in Fig. 4a was used. 
Offset output V off
The simulation was carried out with and without the offset cancellation scheme described in the previous section. The results are shown in Fig. 5 . The conditions set in the simulation were C 1 = C 2 = 1 pF, f s = 250 KHz, C 4 = 100 pF, and V s = 5V with two parameter cases of C 3 = 300 pF and 500 pF. The equal capacitances C 1 and C 2 were placed between A-pad and C-pad, and between B-pad and C-pad respectively. All possible stray capacitances were set to zero. With these conditions the output of the circuit should ideally be 2.5 V. As shown in Fig. 5 , the cancellation scheme employed in Fig. 2 is quite effective in the reduction of the offset shift, being 0.8 mV and 1.3 mV for C 3 = 300 pF and 500 pF respectively which are extremely small compared to 21 mV and 34 mV corresponding to the values defined by Equation (5) when V os of AD820 is 140μV.
Transient Response
Transient responses were simulated on the same circuit with the offset cancellation scheme with the parameters ranging from C 3 = 20 pF to 200 pF, and typical results are shown in Fig. 6 . The cutoff frequency of each case is provided with Equation (11) implying a rapid response with a smaller C3. A rough estimation of the minimum value of C 3 as the response stability limit predicted by Equation (10) value of C 3 = 20 pF. Based on these results and considerations, a sampling frequency f s as high as realistically possible and a proper capacitance ratio C 3 /C o can be selected in terms of the system response and the stability requirement.
Stray Capacitance Effect
The effect of stray capacitance C p2 on the sensitivity defined in Equation (3) was examined in the same circuit with C 1 = 1.25 pF and C 2 = 0.833 pF, which corresponds to the case of the normalized displacement X = 0.2. With these capacitance values, the output V out ideally should be 3.0 V. The result is shown in Fig. 7 with C p2 ranging from 0 pF to 10 pF in 5 pF steps, giving extremely large stray capacitances, where the terminal D-pad was grounded. As seen in the figure, the effect on the sensitivity from the stray capacitance was really small as can be understood from the circuit principle explained. The transient response was affected a little depending on C p2 . The effect on the sensitivity from possible stray capacitances of C p1 , C p2 , C p3 and C p13 of being up to 1.5 pF were less than 1%.
System model simulation
To see and check the effect of the net electrostatic force generated by the circuit on a mechanical sensor element, we need to simulate the total electro mechanical system with a micro-accelerometer element, and the readout circuit. We constructed a system model by using the P-Spice analog behavioral models shown in Fig. 4 . In the mechanical element block (d) of the figure, the mechanical second order system is based on two integrators with two respective feedback forces, one is a spring force and the other is a damping force. The mechanical displacement x and the electrostatic force F es are governed by the following two equations. 
where s is the Lapace operator, ω n the resonant angular velocity, Q the quality factor, A the Acceleration, M the seismic mass, F es the electrostatic force, g o the initial electrode gap, S the electrode surface area and ε 0 the electric permittivity of a vacuum. In the electrostatic force calculation block (c) in Fig. 7 , the force is simulated according to Equation (13). Based on the output displacement x of the mechanical element, the differential capacitances are generated according to the formula stated in Equation (2) through two EVALUE elements and YX variable admittance elements with each initial capacitance defined as C 10 , the circuit for a differential capacitance sensor shown in Fig. 4b was used. When neglecting the stray capacitances C s1 and C s2 , the output signal V out based on the charge difference is as follows, Figure 9 shows the linearity of the displacement and the output. In the simulations, possible stray capacitances C px = 1pF, C in = 2.5 pF (AD820) were also included. The ideal X (x/g o ) should be 0.4 and 0.8, and the ideal output V out should be 3.5 V and 4.5 V for the respective accelerations 4G and 8G. When using the charge balanced C-V converter, even when the displacement X (x/g o ) exceeds 0.8, a mechanically stable and linear response of the movable electrode and the corresponding electrical linear output V out can be obtained as shown in Fig. 8 and Fig. 9 . The linearity of the output was less than 0.05% (8G FS.) in this simulation.
On the other hand, when using the charge difference C-V converter, the system was unstable and the movable electrode stuck to the fixed upper electrode when the acceleration exceeded 4G, because of the unbalanced electrostatic force always generated when the movable electrode was displaced once. In addition to the intrinsic output non-linearity of the circuit in terms of the displacement (Eq.(14)), a large non-linearity (6.4%) of the displacement X due to the unbalanced electrostatic force can also be observed for the full scale acceleration of 4G.
Conclusions
A charge balanced C-V converter with a low offset drift and a simple circuit configuration was realized and verified through a Electrode Stiction system level P-Spice simulation with possible stray capacitances considered. This circuit is quite suitable for a micro-mechanical capacitive sensor with small electrode spacings between movable and fixed electrodes, since it can be operated over a wide range of normalized displacement without an electrostatic stiction problem caused by the electrostatic force and without degrading the output linearity, and it is mostly immune to possible stray capacitances of the sensor element and the detection circuit, thus having a long-term reliability of the sensor output. The system level simulation used for the design of this circuit can be applied to examine system responses where electrostatic actuations for mechanical elements are involved.
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